Abstract
Introduction
With the down scaling of MOSFET dimensions in the Deep Sub−micron (DSM) technology, the device and the circuit parameters are strongly nonlinear function of the process parameters [1] . The fluctuations in the process parameters have impact on the performance of the circuit and on the manufacturing yield. The transistor parameter fluctuations is caused by intrinsic and extrinsic process parameter variations [2, 3, 4] . The intrinsic variation includes random dopant number in the channel, interface state density, etc. and the extrinsic variations includes random variation in gate oxide thickness, channel length, implant dose etc. [2] . In the DSM technology, the increasing difficulty of improving manufacturing tolerance leads to the greater relative variation of the device parameters around the nominal technology point. In order to relate the process level fluctuations, to the circuit level fluctuations (delay fluctuation in the critical path), various statistical techniques are followed with different accuracy and complexity [1] . Here we have used the simplest approach of identifying the worst case corners (±3σ). One can relate the circuit delay fluctuation to some of the important SPICE parameter fluctuation using Monte− Carlo circuit simulation as, ∆τ = f1( ∆vt0, ∆γ, ∆Cj, ∆Tox . . .) where "f1" is a function to be determined by experiment, τ=circuit delay, vt0=threshold voltage, γ=body effect factor, Cj=junction capacitance, Tox=oxide thickness and ∆ indicates the fluctuation around the nominal value.
However each of these SPICE parameters are controlled by multiple process parameters as, vt0 = f2(implant dose, implant energy, anneal temperature, oxidation temperature. . .), γ = f3(implant dose, implant energy, anneal temperature, oxidation temperature. . .) and Cj = f4(implant dose, implant energy, anneal temperature, oxidation temperature. . .) where "f2, f3 and f4 " are functions to be determined by experiment. In other words it becomes impossible to relate circuit level fluctuations to the underlying processes.
In [5] an approximate functional relationship between process level to device level parameters has been established for 0.18µm technology, by the technique of statistical design of experiment. There are no generalized techniques to relate process level to circuit level fluctuations, applicable to all technology nodes, because of the strong nonlinearity that exists between process and circuit parameters in DSM regime [1] . This relationship becomes necessary in DSM regime to guide process engineering with respect to process control. We propose to perform mixed mode simulations which bring the process simulated devices directly into the netlist of a circuit wherein both circuit and device equations are solved simultaneously. This technique bypasses parameter extraction for the process simulated device. It is the mixed mode simulation technique that we have followed to characterize the delay parameter of an inverter chain. One can develop a functional relationship between circuit and process parameter by an appropriate choice of the design of experiment. We have designed and optimized a "nominal" 0.1µm gate length NMOS and PMOS transistors using disposable spacer technique. The transistor performance variations are characterized as a function of the variations of the different implant doses around the nominal value. The two stage inverter circuits corresponding to nominal (C0), worst (C1) and best (C2) case process corners of the NMOS and PMOS transistors are simulated in mixed mode to assess the impact on circuit delay.
Transistors Design Methodology
In realizing our devices, we have used standard TCAD tool from ISE (Integrated System Engineering) which has the process simulator DIOS−ISE and device simulator DESSIS−ISE. In simulating the I−V characteristics of the transistors, Hydrodynamic model has been used to account for the velocity overshoot, Vandort's model has been used to account for carrier quantization in the channel [6] .
The short channel effects in our 0.1µm transistor are suppressed with pocket halos, super steep retrograde channel and shallow source drain (s/d) extension. The process steps and the important parameter values for our nominal device are listed in Table 1 , with the four implant steps being highlighted. Both NMOS and PMOS devices are optimized for Ioff=1.0 nA/µm and Ion for NMOS is 0.954mA/µm and that for PMOS is 0.397mA/µm in the saturation region (Vd=1.5V). Process simulated two dimensional cross sections for both NMOS and PMOS are shown in Figure 1 .
Design of Experiment
The four highlighted parameters in the Table 1 are varied ±10% from that of NMOS and PMOS nominal devices (D0). This results in total of 8 devices (D1−D8). Further we have included two more devices (D9 and D10) for both NMOS and PMOS, for the worst case current fluctuations corresponding to simultaneous variations in all the implant steps. The device label definitions are given in Table 2 . Devices D1−D10 are process simulated for both NMOS and PMOS devices by DIOS−ISE. For all these devices DC and AC characteristics are extracted by DESSIS−ISE. The relative deviation of any parameter x, about its nominal value xnom is calculated as ∆x=(x− xnom)/xnom. Corresponding to a 10% deviation in implant dose, percentage deviations in DC parameters (Ioff, Ion and Vt in the saturation region) are tabulated in Table 3 for both NMOS and PMOS devices. It can be seen that the halo implant step has the biggest impact on the variations, suggesting that this step has to be very tightly controlled in manufacturing. Figure 2 shows the Id−Vg characteristics for the nominal device (D0) and the worst and best case corner devices (D9 and D10) for both NMOS and PMOS.
The AC extractions are performed at 100kHz over the full range of gate voltage from 0−1.5V. Figure 3 shows the Cgg−Vg characteristics for D0, D9 and D10 for both NMOS and PMOS devices in the saturation region. The percentage deviation in Cgg is tabulated in Table 4 and 5 in linear and saturation region for both NMOS and PMOS devices respectively. Both halo and SSRC implants are important in controlling the capacitance value. The variation in the gate capacitance Cgg is typically lower compared to the variation in DC parameters, since the gate capacitance is mainly dominated by the oxide thickness. However, for the accurate prediction of CMOS circuit delay, the CV/I metric is affected by the capacitance variations as well. 
Transient simulations
Two stage inverter circuit as shown in Figure 4 is simulated at Vdd=1.5V. According to the circuit label definition of Table 6 , three, two stage inverter circuits C0, C1, C2 were configured by generating SPICE−netlist and mixed mode simulated for an input pulse. Input pulse had a width of 150 ps and rise and fall time of 5 ps. The output waveforms for all the three circuits, nominal (C0), worst (C1), and best (C2) are superimposed at the rising and falling edges of the input pulse as shown in Figure 5 (a) and 5 (b) respectively. This figure gives a comparison of delay for all the three circuits in both rising and falling edge of the input pulse. Various terminal voltages as defined in Figure 4 alongwith the circuit label give the identification of the corresponding curve. Table 7 consolidates the percentage deviation in delays relative to the nominal circuit, for both the rising and falling edge for the first stage loaded with an identical inverter. Significant deviation in the circuit delay is evident from these results. Also the variations will get amplified with the complexity of the circuit as is evident from the difference in the first and second stage outputs of the inverter chain. 
Conclusions
Among the four implant parameters namely SSRC dose, deep s/d dose, shallow extension dose and halo dose, the pocket halo has the significant effect on the transistor leakage and saturation currents, which finally have effect on circuit delays. This process step has to be tightly controlled in manufacturing to decrease mismatch effect. The device mismatch in turn results in circuit delay variation which has implications on the yield of the circuit. A proper physical model is necessary to correlate the circuit performance to underlying processes for the DSM technology. This would facilitate guidelines for process engineering to improve the manufacturing yield.
